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The expense of developing new circuit designs has 
forced electronic equipment manufacturers to develop 
and use multipurpose circuits that can be adapted to 
fit many requirements. Sometimes this procedure leads 
ii 
to problems that would not have occurred if a circuit, 
designed to fit a particular application, had been 
developed. One problem of this type deals with the 
effect of improperly terminated coaxial cables loading 
output signals from a digital computer. The unterminated 
cable reflected the signal back in the computer. This 
did not affect the output stage, but the preceeding 
driving stage was affected. The degradation of the out-
put of the driving stage af':t'ected the entire data flow 
of the computer and prevented normal operation. The 
analysis of the circuit is considered using a reflected 
pulse at the output of the computer, delayed by the 
length of the cable. During the analysis of the mal-
function, the circuit was f'ound to be very susceptable 
to shunt capacitance. Since short coaxial cables appear 
to be capacitive, the effect of capacitance on the 
circuits is also considered. Several minor circuit 
changes to alleviate the susceptability of the computer 
to unterminated coaxial cables and capacitive loads 
are also considered. 
iii 
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The qualification requirements of Military and 
National Aeronatics and Space Administration Electronics 
contracts on electronic equipment manufacturers have 
limited the design of digital circuits to a few general-
purpose types. These requirements increase the cost of 
incorporating a new design far out o~ perspective to 
the actual design cost. The circuit designer must prove 
that the new circUit will meet military specifications 
and define test procedures to be included in the assembly 
line of the unit to prevent failure or the completed 
system. The new circuit, and complete verification of 
proper operation under all required conditions, must be 
submitted for approval to the prime contractor represent-
ing the government. 
When a company designs a circuit to satisfy a 
particular requirement or incorporate new technology 
that has recently been approved by the government, the 
cost of qualification will be recovered by using the 
same circuit design for several contracts. 
The Federal Systems Division of International 
Business Machine Company developed a general And-or-Invert 
circuit that has been used in both National Aeronatics 
and Space Administration and Air Force equipment. 
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In an Air Force computer that will be used in the 
Manned Orbit~ Laboratory space project, this And-or-
Invert circuit is a basic building block of a set-reset 
flip flop, an expander, an inverter, and most of the 
output driving circuits. When the And-or-Invert circuit 
was designed, it was qualified to fit these types of 
circuits. However, Figure 1 shows the inverter stage 
driving an emitter follower circuit with a low output 
impedance in addition to other And-Qr-Invert stages. 
The qualification of this circuit configuration did not 
consider either an unterminated coaxial cable, or the 
effect of shunt capacitance as a load on the output of 
the emitter follower stage. This paper will complete 
these phaaes of the analysis and consider a malfunction 
that occurred due to the unterminated coaxial cable 
as a load. 
The emitter follower line driver is designed to 
transmit data to ground monitoring equipment through 
a 70 ohm coaxial cable with an anticipated 70 ohm load. 
The ground equipment records computer data until the 
instant the flight begins. This configuration is 
depicted in Figure 2. The coaxial cable must be sheared 
prior to flight by disconnection of the umbilical con-
nector. This disconnection will leave the coaxial cable 
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Figure 2 Diagram Of System Configuration ~ 
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During testing of the spacecraft, the coaxial cable 
was inadvertently left unterminated at the ground monitor-
ing equipment and the spacecraft computer malfunctioned. 
Since a long unterminated coaxial cable caused a computer 
malfunction, the unterminated coaxial cable between the 
computer and the umbilical connector could also cause a 
computer malfunction. An analysis of the computer circuit 
must be performed to verify that the cable could cause a 
malfunction. Also, the flight configuration with a short 
unterminated coaxial cable between the computer and the 
umbilical connector must be shown to be safe for flight. 
An unterminated coaxial cable loading the output 
of a digital circuit reflects the pulse signal back into 
the circuit. The reflected pulse is delayed by the time 
required for the pulse to travel to the unterminated end 
of the cable and return to the circuit. Figure 3(a) 
depicts a typical pulse that could be generated by this 
circuit driving a 70 ohm coaxial cable. Figure 3(b) 
depicts the reflected pulse from an open circuit at the 
opposite end of the cable driven by the circuit. The 
time required for the pulse to travel from the circuit 
to the opposite end of the cable and back is labeled 
2 T0 • Figure 3(c) represents the typical waveform that 
would be expected at the output of the circuit and is a 
summation of the pulses show.n in Figure 3(a) and Figure 
3(b). 
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For the case of the unterminated coaxial cable at 
the ground monitoring equipment, the delay of the re-
flected pulse will cause a computer malfunction. In 
Figure 1 it is apparent that a reflected pulse will 
appear across the output of the And-or-Invert circuit 
that drives the emitter follower. Vfuen transistor Q1 
tries to go from a reversed biased to a saturated state, 
current from the reflected signal across the output of 
the computer will flow through diode n6 and the collector 
and emitter of transistor Q1 . This current will be 
limited by the 36 ohm resistor in the current path and 
the maximum saturation collector current of transistor 
Q1 (beta multiplied by the base c1xrrent). When the 
collector current of a transistor is equal to beta 
multiplied by the base current, the transistor will be 
in the active state and the voltage across the collector 
to emitter junction will be more than the voltage across 
the junction for a saturated transistor. Holding the 
transistor out of saturation will delay the end of the 
pulse appearing across the inverter (transistor Q1 ) 
output. 
A coaxial cable of short length with respect to the 
wavelength of the signal will act like a capacitor. If 
a shunt capacitance is considered as a load, the discharge 
path for the capacitor will be through the And-or-Invert 
transistor Q1 . The saturation collector current will 
be exceeded and the affect on the computer will be the 
same as an unterminated coaxial cable as a load. To 
analyze the malfunction it will be necessary to calculate 
the time delay of the coaxial cable for both the long 
unterminated cable as a load and the short unterminated 
cable as a load and determine the effect of the delay 
on the circuit. Also the minimum shunt capacitance 
that could affect computer operation will be calculated 
using typical component values. The calculations will 
be repeated assuming extreme limits on the component 
values. 
The computer has a basic clock frequency of 1 MHz. 
This frequency is separated into four clock phases where 
each phase has one clock pulse every two microseconds. 
The combination of the four clock phases reconstructs 
the basic clock frequency. The four ciliock phases are 
labeled W Clock, X Clock, Y Clock, and Z Clock. The 
Q and the Q output that is used within the computer is 
gated by these clock pulses. If the trailing edge of 
the pulse {Q) driving the emitter follower stage is 
del~ed, the leading edge of the ~ signal will be de-
layed. When a Y phase clock pulse is gated with the 
~ signal, both the clock pulse and the Q signal must be 
at an up level for a gate to logically resolve these 
two signals logically added in a AND gate circuit. 
When the leading edge of the ~ signal is delayed almost 
one clock phase, the Y clock and the ~ signal are not 
at an up level long enough at the same time for the 
computer to detect the correct state of Q . Figure 4 
shows the timing of one of the signals and the e±'fect 
of delaying the end of the pulse. If the Y clock pulse 
shown in dotted lines is logically ANDed with the de-
layed ~ signal, it is apparent that the result will 
not indicate the correct state of ~-
9 
Little published information was found to help in 
this paper. "Pulse, Digital and Switching Waveform.s 11 (7), 
by Millman and Taub was invaluable in defining both the 
digital circuit analysis and the transmission line 
analysis that had to be cons1.dered in the paper. "Engineer-
ing Specification Number 6669240 on the And-Or-Invert 
Circuit"(3), by International Business Machines Federal 
Systems Dl.Vl.Sion supplied the documentation required 
for analysis of the circuit. The authors of a preprint 
on 11High Frequency Problems in the Transmission o:f 
Piezoelectric Transducer Datart ( 2 ) f'or the Instrumentation 
Society of America used pulse delay techniques to analyze 
digital data transmission over coaxial cables. "Logic 
Specii'ica"tions 6444431 ( 4 ), 6444432 ( 5), and 6444433 ( 6 )" 
by International Business Machines Federal Systems 
Division specify the computer used in this project. 

"Electromagnetic Energy Transmission And Hadiationn(~J, 
by .Hichard Adler, Lan Chu, and Ho-bert Fano was used as 
11 
a reference :for the transmission theory required !'or the 
analysis. 
II. ANALYSIS OF CAB£1!: AS A LOAD 
The type or cable used in the interface is a 70 
ohm coaxial cable, Microdot 270-3919. The distributed 
capacitance in this type of cable is 20 pf/ft with an 
impedance of 70 ohms. The effect of the disconnected 
ground monitoring equipment can be approximated by a 
100 foot unter.minated cable, and the effect of the 
umbilical disconnected for flight can be approximated 
by a 10 foot unterminated cable. To determine the 
effect of the cable on the computer, the time delay 
of transmission per foot for the cable must be cal-
culated. 
The time delay (T) of a cable is equal to the 
characteristic impedance of the cable multiplied by 
the distributed capacitance. 
For the cable used in this interface the time 







( 70) ( 20) ( lo-12 ) 
1.4 x 10-9 seconds per foot 
For a 10 foot cable the t~e delay of a pulse 
traveling from one end to the other and returning 
would be: T10 ft = (2)(10 ft)(l.4 x l0-9 sec/ft) 
T10 ft = 28 x 10-
9 seconds 
For a 100 foot cable the time delay of a pulse 
traveling from one end to the other and return-
ing would be: 
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T100 ft = (2)(100 ft)(1.4 x 10-9 sec/ft) 
Tl.OO ft = 280 x 10-9 seconds 
A theoretical. digital pulse train with a 500 kilo-
hertz repetition rate is shown in Figure 5(a). The 
distortion that would be expected by a 10 foot unter-
minated coaxial cable on the output of a circuit generat-
ing pulses at 500 KHz is shown in Figure 5(b). The high 
state for the undistorted signal is only 4 volts, but 
the high state for the signal distorted by the coaxial 
cable is 8 volts. The distortion that would be expected 
by a 100 foot unterminated coaxial cable on the output 
of a circuit is shown in Figure 5(c). Data taken using 
the computer and the spacecraft can be compared to these 
theoreticel waveforms to verify that the analysis of the 
cable as a load on the output is accurate. 
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III. CIRCUIT ANALYSIS 
A. Analysis of Circuit With 70 ohm Load 
To understand the effect on the computer of the 
output signal distortion depicted in Figure 5(b) and 
5(c), it is necessary to perform a circuit analysis 
of the computer circuits that generate the signal. 
The circuit with a 70 ohm load impedance across the 
output of the emitter follower will be analyzed first 
15 
to understand the operation of the circuit with the 
cable terminated in its characteristic impedance. This 
configuration represents normal operation of the circuit. 
The circuit that must be analyzed for the condition 
of the terminated cable is shown in Figure 6. It is 
necessary to calculate all base and collector currents 
to verify that the transistors will be in saturation 
when their output should be low, and cut-off when their 
output should be high. Typically, a low signal will 
be equal to 0. 3 volts, and a high signal will be equal 
to the voltage at the collector of a transistor assum-


















Figure 6. Computer Output to Ground Monitoring 
Equipment With Terminated Cable. 
If the input to the circuit in Figure 6 is high, 
the transistor Ql should be in saturation. The base 




B - VD2 -VD3 - VBEl 
3.6K 
8 - 0.7 - 0.7 - 0.6 
3.6K 
= l.. 4 5 milliamps 
25 + VBEl 
120K 
25 + 0.6 
120K 
If the transistor Q1 is in saturation, the collector 
current is a sum of the currents shown in Figure 7. The 
currents r3 ~ and r 4 • are :f'rom AND gates that are driven 
l7 











\!~ 3.6f< ohm --
D4 ffs 
Figure 7. Equivalent Circuit For The Collector 
And Load of Transistor Ql When Saturated. 
If VCEl is equal to the voltage drop across a 
saturated collector emitter junction, it will be equal 
to 0.3 volts. 
The voltage at the base of transistor Q2 must be 
above 0.6 volts for it to start conducting. Therefore, 
the transistor Q2 will be OFF for transistor Q1 saturated. 
The collector current for transistor Q1 can be 
calculated by the following equation: 
Icl = Il' + I2' + I3' + I4' 
where, 
I ' = 1 




25 - VCEl 
3K 
8 
- VD4 - VCEl 
3.6K 
8 
- v D4 I - v CEl 
3.6K 
Since the voltage across the diodes is 0.7 volts 




........ 2-..4_ • .:.7- + __ 7_._o_ + 
3K 3.6X 
I 01 = 13.7 milliamps 
7.0 
3.6X 
If r01 is less than the beta of the transistor 
multiplied by the base current, the transistor will 
18 
be in saturation and the assumption that VCEl is equal 
to 0.3 volts will be valid. The base current was cal-
culated to be 1.45 milliamps. The typical beta for this 
transistor is 30. Beta multiplied by the base current 
is 43.6 milliamps. Since the collector current was shown 
to be 13.7 milliamps which is less than 43.6 milliamps, 
the transistor will be in saturation. 
If the input to the circuit shown in Figure 6 is 
1ow, the base of transistor Q1 will be reverse-biased. 
If transistor Q1 is OFF, then transistor Q2 should be 
ON. The equivalent circuit for transistor Q1 OFF is 











Figure 8. Equivalent Circuit For Transistor Q1 
OFF. 
To verify that transistor Q2 will be saturated, 
the base and collector currents for Q2 ON must be 
calculated. Two simultaneous equations for IB2 and 
r02 can be written assuming transistor o2 is saturated. 
(1) A voltage equation in terms of IB2 and I 02 
for the output of Q2 can be written: 
8 
- 36Ic2 - VCE2(SAT) - 106(IB2 + Ic2) = 0 
19 
~f v0E2(SAT) = 0.3 volts, this equation can 
be reduced to: 
7.7 
~42 ~42 
I 02 = 54.2 milliamps - 0.75 IB2 
(2) A current equation for the base circuit of 
transistor Q2 can be written as a function 
of IB2 and I 02 • 
where, 
I ' -2 -
25 - ~06(IB2 + IC2) - VBE2 
3K 
20 
By combining these equations and using VBE2 equal 
to 0.6 volts, IB2 as a fUnction of 102 can be calculated. 
7.4- 106(IB2 + I 02 ) 24.4 - 106(IB2 + I 02 ) 1B2 = + 6.2K 3K 






106(IB2 + I 02 ) 
3K 
1B2 = 
9.JJ milliamps - 0.05 Ic2 
1.05 1.05 
If the equation for r02 ~ound at (1) is combined 
with the equation for IB2 found at (2), the magnitudes 
o~ IB2 and I 02 can be calculated. 
= 
= 
54.2 milliamps - 0.75 IB2 
54.2 milliamps - 0.75(8.87 milliamps -





Using an I 02 = 49.44 milliamps and the equation 
for IB2 in terms of r02 the magnitude of IB2 can be 
found. 
= 8.87 milliamps - 0.05 I 02 
= 8.81 milliamps - 2.44 milliamps 
6. 4 milliamps 
The assumption that transistor Q2 will be in 
saturation is valid if the beta of the transistor 
multiplied by the base current is larger than the 
collector current. A typical beta for this transistor 
is 30. Beta multiplied by the base current is equal to 
192.6 milliamps. Since 192.6 milliamps is larger than 
the actual collector current (49.4 milliamps), the 
21 
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assumption that transistor Q2 will be saturated is valid. 
The output voltage (Vout> when transistor Q2 is 
saturated can be found by multiplying the load resist-
ance and the output current together. The high level 
of the output will equal: 
vout = 
vout = 70 (49.4 milliamps + 6.4 milliamps) 
= 3.9 volts 
The preceeding analysis of the circuit shown in 
Figure 6 has indicated that transistor Q1 will be in 
saturation, and transistor Q2 will be cut off during 
the low output state. Transistor Q1 will be cut off 
and transistor Q2 in saturation during the high output 
state. The signal out of the computer will have a high 
level of 4 volts and a low level of 0 volts. 
B. Analysis of Circuit Driving An Unterminated Cable 
If the circuit is considered to be loaded by an 
unterminated coaxial cable instead of a resistance, the 
previous analysis is not valid. Figure 5(b) and Figure 
5(c) represent the waveforms that will be seen at the 
output of the circuit with the two lengths of coaxial 
that must be considered. It is apparent that the un-
terminated cable does not affect the output circuit 
until the leading edge of the data pulse reflected 
from the open circuit at the opposite end of' the 
cable returns to the circuit. A voltage wave re-
flecting from an open circuit at one end of a trans-
mission line will have the same polarity as the 
incident wave, but the reflected current wave will 
have reverse polarity. Therefore, the combination of 
a incident and reflected voltage waves will have a 
magnitude equal to twice the magnitude of the incident 
wave. The combination of the current incident and re-
flected waves will cancel since they have opposite 
polarity. The output of the computer will have a volt-
age level of e volts and a current magnitude of 0 amps. 
This condition can be considered an open circuit. When 
the incident wave goes from 4 volts to 0 volts, the 
combined incident and reflected waves go to 4 volts. 
The effect of t·rds 4 volt reflected wave on the circuit 
must be calculated. Figure 9 is an approximation to 
the condition of the circuit when the incident wave 


















Figure 9. Circuit After Incident Wave But With 
Reflected Signal Still Present. 
The input to diode Dl is high when the signal 
out of the computer is low. Therefore, the transiGtor 
Q1 should be saturated when the signal out of the 
computer is low. The reflected wave is approxi:~ated 
by the 4 volt source across the output. The current 
that is generated by this source must flow through 
the 36 ohm resistor, diode D6 and the collector of 
transistor Q1 • The loop equation for this current is: 
If the transistor Q1 is saturated, v0E = 0.3 volts 
and VD6 = 0.7 volts. Substituting these values in the 
loop equation gives: 
4 = 36 IR + 0.7 + 0.3 
IR= _3'--
36 
For transistor Q1 to be in saturation, the base drive 
must be greater than the collector current divided by 
beta. The base drive required for transistor Q1 to be 
in saturation with the 4 volt source approximating the 
reflected pulse can be calculated. 
The collector current for Q1 shown on Figure 9 
is a summation of I 1 •, I 2 ', and IR. 
= 
8 - VCE 
6.2K 
25 - VeE 
+ ------~-- • 83.0 milliamps 
3K 
8 - 0.3 + 
6.2K 
25 - 0.3 + 83.0 milliamps 
3K 
= (1.1 + 8.2 + 83.0) milliamps 
= 92.3 milliamps 
The minimum base current that would be sufficient 
to drive transistor Q1 into saturation with a 92.3 
milliamp collector current is: 





I13 min required = 3.08 milliamps 
The base current for transistor Q1 was calculated 
previously to be 1.45 milliamps. The amount of base 
current required for transistor Q1 to be in saturation 
26 
is greater than the amount of base current that is avail-
able. Therefore, the transistor Q1 will not be in sat-
uration and the collector voltage of transistor Q1 will 
not be equal to 0.3 volts. 
The 1.45 milliamps base current will limit the 
collector current to beta multiplied by the base current. 
I 01 = 30 x 1.45 milliamps 
I 01 = 43.5 milliamps 
The equivalent circuit that must be used in cal-
culating the voltage across the collector to emitter 
junction of transistor Q1 is shown in Figure 10. 
4-3.5 




Figure 10. Equivalent Circuit For the Output of 
Transistor Q1 • 
A Thevenin equivalent circuit for the load on the 
collector of transistor Q1 can be found by the follow-
ing equations: 
jK X 6.2K K + 6.2k 6.2K X ~6 6.2K + 6 
27 






~K X 6.2K + 36 K + 6.2K 
3K X ~6 3K +6 
2.02K + 25 2.o6k J5.8 3K 
3.6 volts 
1 + 1 l. 36 6.2K + 3K 








Figure 10 can now be reduced to Figure 11. 
35.4 
ohm 
VCE,l ..... -------" 
Figure 11. Equivalent Cireuit For Collector of 
Transistor Q1 • 
Using Figure 11, the magnitude of VCEl can be cal-
culated. 
VCEl = 3.6 - 35.4 X 43.5 X 10-3 
VCEl = 3.6 - 1.5 
v0E1 = 2.1 volts 
2tl 
On Figure 1 the output of transistor Q1 is shown 
going to other circuits in the computer in addition to 
the emitter follower. If the threshold of these circuits 
is less than 2.1 volts, a 2.1 volt signal will appear 
as a high level for the input. The threshold of this 
circuit will be calculated to determine what value of 
Q1 is required to force the Q1 signal to be low. 
Figure 12 can be used to calculate the threshold 













Figure 12. The ~Circuit Driven By Transistor Q1 • 
If transistor Q3 is assumed to be saturated, the 
voltage at the base of Q3 will be equal to 0.6 volta. 
The voltage at the anode of diode D4 will equal the 
drop across the diodes D5 and D7 added to the voltage 
at the base of transistor Q3• The voltage across a 
forward biased diode is equal to 0.7 volts. Therefore, 








= 0.7 + 0.7 + 0.6 
= 2.0 volts 
29 
If diode D4 is conducting current (forward biased), 
the cathode of the diode must be o.·r volts lower than 
the anode. The threshold of the circuit shown in Figure 
12 is 1.3 volts. Whenever the input to this circuit 
(VCEl) is greater than 1.3 volts, transistor QJ is sat-
urated, the input diode (D4) is reversed biased, and ~ 
is at a low state. The reversed biased gate driven by 
transistor Q3 will not detect the end of the data pulse 
out of transistor Q1 until the reflected signal goes to 
0 volts. Therefore, the ref~ected signal delays the 
end of the pulse out of Q1 • This condition was shown 
in Figure 4. For the 'a' signal and the Y clock pulse 
to be gated together and logically resolve correctly, 
the ~ data and the Y clock pulse must overlap by at 
least 100 nanoseconds. Therefore, if ~ is delayed over 
275 nanoseconds, the ~signal will always be at a low 
level during a Y clock pulse. For the 10 foot un-
terminated coaxial cable, the delay is 28 nanoseconds 
which is significantly less than 275 nanoseconds. 
Therefore, the ~ data will still be in phase with the 
correct clock pulse. The 100 foot unterminated coaxial 
cable will delay the ~ data by 2eo nanoseconds. This 
delay will prevent proper operation since the ~ signal 
will not be in syncronization with the Y clock pulse. 
The previous analysis has shown that the circuit 
loaded by a 10 foot unterminated coaxial cable will 
not affect proper operation, but the circuit loaded by 
a 100 foot unterminated coaxial cable will cause 
erroneous data. 
c. The Effect Of Output Capacitance 
A shunt capacitor across the output terminals of 
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the circuit in Figure 1 will be in series with transistor 
Q2• In general it is onlY necessary to analyze the 
effect of a load on the output stage of a digital circuit. 
For the circuit that has been considered in this paper, 
the shunt capacitance affects the circuit that drives 
the emitter follower output stage more than it affects 
the output circuit. An analysis of the circuit is 
required to find the magnitude of shunt capacitance 
that will degradate the signal su£ficiently to cause 
a computer malfunction. One-half of this value of 
capacitance should be used as a limit for capacitance 
across the output to allow a sufficient margin between 
normal operation and malfunction. 
The value of capacitance that would affect 
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computer operation can be verified py using a capacitor 
as a load on the output. This test was repeated for 
five digital output signals that use the emitter 
follower as an output circuit. The values of capacitance 
that was found to affect computer operation ranged from 
0.002 microfarads to 0.004 microfarads. The range of 
values is dependent on component parameter deviations. 
The following analysis will calculate a shunt capacitance 
that will affect computer operation. If the analysis 
is indicative of the operation of the circuit, the 
calculated shunt capacitance should be close to the 
values of shunt capacitance found by test to affect 
computer operation. 
Figure 13 depicts the circuit that must be 
analyzed to determine a magnitude of shunt capacitance 

















Figure 13. Shunt Capacitance Loading Output. 
If the input shown in Figure 13 is low, the transistor 
Q1 will be biased OFF. If the initial voltage across the 
capacitor load is 0 volts, the circuit that must be 
analyzed to determine the output signal going £rom low 













Figure 14. Driving Circuit For The Output When 
Transistor Q1 Biased OFF. 
A Thevenin equivalent circuit o£ the transistor 
Q2 base load yields: 
= 
= 
3K X 6.2K 
3K X 6.2K 





2K x 25 = 19.4 volts 
9.2K 
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Figure 15 shows this Thevenin equivalent circuit driving 













Figure 15. Thevenin Equivalent For Base Drive. 
The transistor Q2 will be saturated due to the 
large base drive voltage. If the transistor is approx-
imated by the saturated base to emitter voltage drop 
and the saturated collector to emitter voltage drop, 
the equivalent circuit that supplies charge to the 







19.4v /.__ _____ I~--o-~-~--J__. c 
Figure 16. Partial Equivalent Charging Circuit 
For The Shunt Capacitance Load. 
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A Thevenin equivalent circuit for Figure 16 yields: 
~H = -~3~6(_2~·~0~2~K~) 6 ohms + 3 = 71.4 2.05K 
2.02K + (l9•4 _ VBE) _...3~6.___ 
2.05K .05K 
VTH = 7.9 volts 
Figure 17 represents the equivalent circuit that 
supplies charge to the capacitor across the output terminals. 
71.4 
ohm 1 f\/V\------.-1 Vout 
7.9v T _______ ___.T c 
Figure 17. Equivalent Charging Circuit For The 
Shunt Capacitance Load. 
The circuit shown in Figure 17 is a single time 
constant low pass filter. The expression for the volt-
age across a capacitor in a low pass filter circuit is 
given by A(1- e-t/RC), where A is the driving voltage, 
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R is the resistance in the loop, and C is the capacitance. 
Therefore, the voltage equation for Figure 17 is : 
vout = 7.9 (1- e- t/(71)(C)) 
The current that will be seen in this circuit can 







E - RC 
= "T e 
= 
'(.9- 7.9~1- e - t/(7l)(C) 2 
71 
7.9 - 7.9 + 7.9 e - t/(7l)(C) 
= 
71 
= .110 e - t/(7J.)(C) amps 
the input shown in Figure 13 changes from low 
to high, the transistor Q1 will attempt to switch from 
biased OFF to biased ON. Figure 1~ represents the load 
on the output of tranoistor Q1 • The AND gates that are 
also driven by transistor Q1 are not shown. Earlier 
it was shown that the AND gate input diodes are reverse-
biased until the voltage at the collector of transistor 
Q1 drops below 1.4 volts. Since the malfunction is 
due to the stored charge in the capacitor holding the 
collector voltage of transistor Q1 above the thres-
hold of the AND gates, the effect of the AND gates as 
a load does not need to be consjdered for this cal-
culation. 
If the discharging capacitor is capable of 
supplying the maximum saturation collector current 
(beta multiplied by the base current) of transistor Q1 , 
the transistor will be in the active region. The 
current through the transistor will be limited to the 
maximum saturation collector current. This limitation 
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on the current will affect the discharge of the capacitor. 
To calculate the discharge of the capacitor approximate 
the transistor by a current source e~ual to the maximum 
saturation collector current. This current source will 
be a valid approximation as long as the discharging 
capacitor can supply the max~ saturation collector 
cuxrent. Figure 18 represents the capacitor discharge 
curcuit assuming that the current supplied by the dis-
charging capacitor is equal to the maximum saturation 





Figure 18. Discharge Circuit For Shunt 
Capacitor. 
A Norton equivalent of the ~ and 25 volt sources 
yields: 
\1 = __ 8 __ + __ 2.....,5_ 6.2K 3K 




3K X 6.2K 
.....;;;;.--....----.---....- = 2. 02K 
3K + 6.2K 
The equivalent circuit to Figure 18 using the 










Figure 19. Equivalent Circuit For Figure 18. 
The current sink approximating the collector of 
transistor Q1 can be combined with the current source 
representing the Norton Equivalent current for the 8 
and 25 volt sources to calculate the discharge equation 
for the capacitor. The resulting current source can 
be converted to a Thevenin equivalent circuit using 
the parallel resistance. 
~ = 43.5 - 9.63 milliamps 
IN = 33.9 milliamps 
YTH = l1iX R parallel 
VTH = 33.9 X 10-3 :X: 2. 02 X 103 
VTH = 6S.5 volts 
~H = R parallel 
~H = 2.02K 
Note that VTH will have the positive terminal 
down since it is an ~pproximation to the current sink 
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representing transistor Q1 • The Thevenin voltage is 
not an actual voltage source in the circuit. It is 
a way to express the current limiting effect of the 
transistor Q1 on the discharge of the initial volt-
39. 
age across the capacitor. Vl.hen the initial voltage 
across the capacitor decays to a value that will not 
supply sufficient current to the collector of transistor 
Q1 , the equivalent circuit is not valid. However, 
since the malfunction must occur when the transistor 
is still in the active region, the circuit is equivalent 
to the actual circuit for all of the time period that 
must be considered. The equivalent circuit of Figure 
18 for calculation of the voltage decay across the 
capacitor is shown in Figure 20. 
68.5 v 
Figure 20. Equivalent Circuit For The Discharge 
Circuit Of The Capacitor. 
The voltage across the capacitor can be expressed 
by the following equation: 
= 
- t/RC 
Vfinal + (Vinitial - Vfinal) e 
Vfinal is equal to -6~.~ + VD6 volts and Vinitial 
is equal to '/.9 volts. 
t 
= -67.~ + (7.9 + 67.~) e - (2.b3K)(c) 
t 
= -67.e + 75.7 e - ( 2 • b3K )( c) 
The current in the loop is equal to: 
6~.5 + VC - VD6 I = 2.03K 
t 




I = 37.2 e (2.o3KHc) milliamps 
The volt~ge at the collector of transistor Q1 
is equal to: 
= 
t 
VCEl 67 .. 8 + 75.7 - (2. o3kJCc > - 36 X = e 
t 
37.2 e (2 .o3k)(c J X 10-3 
- 0.7 
t 
VCEl = 6~.5 + 75.7 e < 2. o3K)(c) 
t 
1.34 e (2 .o3k)(c) 
t 
VCEl = 6C$.5 + 74.36 e (2.o3kHc > 
The AND gates that are driven by VCEl wiLl start 
conducting at a VCEl equal to 1.3 volts. If VCEl is 
greater than or equal to 1.3 volts 275 nanoseconds 
after the voltage across the capacitor started to decay, 
the data will be out of syncronization with the correct 
computer clock phase. If 1.3 volts for VCEl and a time 
of 275 nanoseconds is substituted into the equation that 
expresses VCEl in terms of the discharging voltage 
across the capacitor, the minimum value of capacitance 
that could cause a computer malfunction can be calculated. 
275 X 10-9 
1.3 - -6tl.5 + 74.36 e- (2.o3k)(c) 
275 X 10-9 
ln(.94) = 
( 2. 03) ( 103) (c) 
275 X 10-9 
.062 = 
275 X 10-9 
( 2. 03 )( 103) (c) 
c = 2.2 X 10-9 farads 
C = 0.0022 microfarads 
The minimum value of shunt capacitance that could 
affect computer operation is equal to 0.0022 micro-
farads. This value includes internal shunt capacitance 
of the circuit in addition to external capacitance. The 
maximum internal shunt capacitance of the circuit is 
200 picofarads. Therefore, the minimum external capaci-
tance that could affect computer operation would be 
0.002 microfarads. 
The values of capacitance found by teet to affect 
computer operation ranged from 0.002 microfarads to 
0.004 microfarads. These values compare favorably 
with the value of capacitance determined by analysis. 
Previously the threshold voltage for VCEl was 
calculated to be 1.3 volts. Since it is impossible to 
measure this voltage, it is necessary to calculate the 
output voltage when VCEl is equal to 1.3 volts. The 
current through transistor Q1 must be equal to the 
maximum collector saturation current for the transistor 
to be in the active region instead of the saturated 
state. Figure 21 represents the circuit thc::.t can be 










Figure 21. Equivalent Circuit For Determinu.tion 
Of Vout• 
A node equation for the collector of transistor ~ will 
give: 
= 
8 - 1.3 + 
6.2 X 103 
Vout - 2.0 
36 
25 l.. j + 
3 X l.O 
6 7 2 3 7 v out - 2 • 0 3 43 • 5 = __:_ + --=~·..:.. + X 10 
6.2 3 36 




Vout - 2.0 = 36(34.~ x 103) 
vout = 3.2 vo~ts 
When the trailing edge of the pulse at the collector 
of transistor 01 is at the threshold of detection for 
the AND gates also driven by transistor Q1 , the voltage 
across the capacitor has decayed to 3.2 volts. This 
voltage can 'be used to verify - by examination o!' the 
waveshapes in the Appendix - the time delay of the 
trailing edge of the pulse. 
D. Worst Case Analysis 
The preceding circuit analysis is based on conser-
vative but practical component values. Therefore, the 
calculated value of shunt capacitance that could a!':t'ect 
the operation of the computer was a nominal value. If 
the component parameters in the circuit were assumed 
to be at the limits of tolerance, a lower value than 
44 
the previously calculated shunt capacitance would affect 
computer operation. To completely insure proper operation, 
. 
the shunt capacitance across the output should not exceed 
the calculated shunt capacitance that would affect proper 
operation using the worst case component parameter in 
the analysis. To calculate the minimum shunt capacitance 
that could cause a computer malfunction, the preceding 
analysis will be repeated using worst case component 
values. 
The following is a list of parameter variations 
that will be used in this section. 
Transistors 
VeE (MAX) (SAT) = 0.3 volts 
VeE (MIN) (SAT) = o.o volts 
VBE (MAX) (SAT) = J..O volts 
VBE (MIN) (SAT) = 0.4 voJ.ts 
Beta Min = 20 
Diodes 
Maximum forward voltage drop = 1.0 volts 
Minimum forward voltage drop = 0.5 volts 
Resistors 
+_ u % u tolerance 
Power Su;p;plies 
± 2 % tolerance 
Using the equation IBl that was derived ;pre-
viously, the minimum base drive current for transistor 
Q1 will be calculated. 
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4-6 
= ( 8 - 2%) - VDl(MAX) - VD2 (MAX) - VBEl(M.AX) _ 
( 3. 6K + b%) 
( 25 + 2%t) + V BEl(MAX} 
( 120K - ti%) 
= 7.ti4 - 1.0 - 1.0 - 1.0 
IBl(MIN) 38~0 
IBl(MIN) = 1.02 milliamps 
25.5 + 1.0 
110.4K 
The max~ collector current that transistor o1 
can have and still remain saturated is beta multiplied 
by the minimum base current. 
1Cl{MAX)(SAT) = /.3 MIN x 1Bl(MIN) 
1Cl(MAX) {SAT) 20 x 1.02 milliamps 
Icl(MAX)(SAT) = 20.4 milliamps 
Using the same equation that was used to determine 
the switching threshold of the AND gates driven by 
transistor Q1 , the minimum threshold voltage that 
VCEl must reach can be calculated. 
VCEl(MIN) = -VD4(M.AX) + VD7(MIN) + VD8(MIN) + VBE(MIN) 
VCEl(MIN) =- 1.0 + 0.5 + 0.5 + 0.4 
VCEl(MIN) = 0.4 volts 
VCEl must drop below 0.4 volts for the computer 
to detect the transistion from a high output to a low 
output. 
Figure 22 depicts the circuit that must be 









Figure 22. Equivalent Discharge Circuit For 
Calculation Of Minimum Shunt 
Capacitance. 
c 
The Norton equivalent circuit of the power 
supplies added to the current sink approximating the 
collector emitter junction of transistor Q1 gives: 
IN(MIN) = 20.4 -
IN(MIN) = 20.4 -
8- 2% 
6. 2K - (:)% 
7.84 
5824 
IN(MIN) = 9.9 milliamps 






(6.2K - 8%) (3K- 8%) 
(6.2K - 8%)+(3K- e%) 
EN = l.e?K ohms 
The Thevenin equivalent of this Norton equivalent 
gives: 
VTH = 9.9 x 1.e7 
VTH = 1e.5 volts 
The voltage across the capacitor can be expressed 




= Vfinal + (Vinitial - Vfinal) e 
= - 18.5 + VD6(MAX) 
=- 17.5 volts 
vinitial = 8.0 volts 
R = 1.87K + {36 + 8%) 
R = 1.9K 
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v0 = -17.5 + 25.5 e 
{1.9K}(c} 
The current from the capacitor is equal to: 
t 
I = 25.5 e 
(1.9K)(c) 
1.9K 
t (1.9K){CJ milliamps 
The voltage at the collector of transistor 01 
is equal to: 




VCEl = -17.5 + 25.5 e 
10-3) - 1.0 
1.9kc X 
t t 
VCEl = -lt$.5 + 25.5 e - 1.9kc - 0.51 e 1.9KC 
t 
VCEl = -ltl.5 + 25 e 
1.91tc 
The minimum voltage that the ABD gates dr±ve~ by 
transistor Q1 will start conducting is 0.4 volts. If 
0.4 volts for VCEl and a time of 275 nanoseconds is 
substituted into the equation for VCEl' the minimum 
value of shunt capacitance that could cause a computer 








( 275 )( l0-9 ) 
( l. 9 )( 103 )(c) 
( 275 )( 10-9 ) 
( 1. 9 )( 103) (c) 
( 275) (10-9 ) 
( l. 9 )( 103 )(c) 
= - (275) (l0-9) 
(l.9)(103H0.2ti) 
= 517 x 10-12 farads 
Assuming worst case component parameters, the 
minimum value of shunt capacitance that could affect 
computer operation is 512 picofarads. The maximum 
interal shunt capacitance of the circuit is 200 pico-
farads. Therefore, the minimum external capacitance 
that could affect computer operation would be 307 pico-
farads. To completely insu~e proper computer operation 
the output should not have a shunt capacitance load 
in excess of 300 picofarads. 
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E. Circuit Modifications To Alleviate Susceptability 
Of The Computer 
5J. 
When the computer malfunctioned with the unterminated 
coaxial cable load, it was anticipated that a. circuit 
change to alleviate the susceptabili ty of the cumpu"ter 
to the unterminated cable would be required. To establish 
a basis for the complexity of the redesi~~ several 
minor hardware modif'ications were considered. The 
internal circuits of the computer could not be changed. 
However, external components could be added in series 
or parallel with the output. 
Since the problem was feedback from the cable into 
the computer, the simpliest circuit change would be to 
add a diode in series with the output. The diode will 
lower the computer output high state by 0. 7 volts and 
cause distortion of the signal at t.h.e input circuit in 
the ground monitoring equipment due to the mismatch in 
terminating resistance a"t t_he computer. Test data 
indicates that the computer will work with this change, 
but the decrease in voltage ( 0. '( val ts) caused by the 
diode reduces the noise rejection o:f the ~o~d monitor-
ing equipment. 
Another change studied was to put a l50 onm resistor 
across the output to ground at the computer • and terminate 
the signal at the ground monitoring input circuit with 
150 ohms. This method helps by lowering the time 
constant at the computer and allows the circuit to 
operate into a larger value of capacitance. The out-
put voltage is not severely ai"fected by the change, but 
the mismatch between circuit impedance and cable 
impedance generates some p~se distortion at the re-
ceiving end of the interrace. I~ this method were to 
be considered, an ana.Lysis o:t' the ground monitoring 
equipment circuits would be required. 
A third change would be to add one circuit modu.le 
in the computer :for each output to iso.late the cable 
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!'rom critical circuits. Preliminary in!' ormation indicates 
that ~his change would E£1 be a flajor redesign of the 
computer logic boards. If a change to the hardware is 
required, this method should be strongly considered. No 
change to any of' the circuits that have been presently 
designed is required and the cost of verifying the accept-
ability of a redesigned circuit would outweigh the cost 
of changing the printed circuit boards. 
IV. DATA ANALYSIS 
The Appendix has three sections. Section I is 
a table showing the values or shunt capacitance that 
could cause a computer mal:runction i:'or each of the 
data signals that have this type of circuit as an 
output. Section II is signal v~veshapes taken with 
the computer in the spacecraft operating with various 
loads on one of the outputs. Only one circuit was 
used in photographing signals to reduce the vol~~e of 
data. Since it is impossible to gain access to the 
inner circuits in the computer, the circuit was built 
in the laboratory to test the effect of the various 
loads on the inverter that drives the emitter follower 
output stage. Since the inverter is the critical 
circuit, it must be examined to verit·y the analysis 
presented in the previous section. The data from this 
examination is in Section III of the Appendix. The 
waveshapes taken using the computer and tabulated in 
Section II of the Appendix will be considered first. 
In picture (2) of Section II the effect or a 
properly terminated cable as a load is shown. The 
waveform does not show any distortion due to reflect-
ion, and the fall time of the pulse is less than 100 
nanoseconds. In picture (4) the pulse after traveling 
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down the cable to the ground monitoring equipment is 
shown. The distortion of the flat edges of the pulse 
is due to high frequency noise injected into the signal 
from tl1e spacecraft to the ground. Picture (5) showing 
the current at the ground end of the cable verifies 
that the distortion of the voltage pulse is high 
frequency noise. The better isolation of the current 
probe rejects the extraneous noise. 
Previously it was shown that the output voltage 
would be equal to 3.2 volts when the voltage across 
transistor Q1 is equal to the threshold voltage of 
the computer circuits. In picture (6) the voltage 
across the shunt capacitance load is shovv.n. The time 
required for the trailing edge of the pulse has in-
creased from less than 100 nanoseconds to approximately 
300 nanoseconds. The time delay of the trailing edge 
that could cause a computer malfunction was given pre-
viously as 275 nanoseconds. Therefore, the shunt 
capacitance would, and did, cause a computer malfunction. 
The distortion of the rise and fall time is due to the 
ringing of the clock pulses driving transistor o1 • 
Since transistor Q1 is in the active region during the 
change of state, any ringing on the input is amplified 
and the effect is seen at the output. 
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The output of the computer loaded by the long 
unterminated coaxial cable is shown in picture (b). 
The delay of the trailing edge caused by the re-
flection from the open circuit is approximately 
300 nanoseconds. In the analysis of the circuit 
this length of time delay was shown to affect the 
computer operation and cause a malfunction. 
The output of the computer loaded by the short 
unterminated caoxial cable is shown in picture {10). 
The distortion caused by the cable is insignificant 
in respect to the slopes of the leading and trailing 
edges of the signal. 
The data taken using the computer in the space-
craft is similar to the predicted data from the 
analysis of the circuit. To further verify the 
analysis, the circuit shown in Figure 23 was built 
in the laboratory. The current through transistor 
Q1 is shown in the opposite direction to the flow of 
current in an NPN transistor to be consistent with 



















Figure 23. Breadboard Of Computer Circuit. 
Section III of the Appendix is data taken with the 
breadboard of the computer and a pulse generator as 
the source to allow examination of the output of 
transistor Q1 • The output of transistor Q1 with a 
capacitor load is shown in picture (6). The trail-
ing edge of the pulse indicates that the current 
through transistor Q1 increases sharply as the volt-
age across the transistor slowly decays to 0 volts. 
Since beta of the transistor in the breadboard is 
higher than beta of the computer transistors, the 
maximum collector saturation current is larger but 
the efrect on the signal is the same. The only 
signi~icant distortion of the output of transistor 
Q1 is the trailing edge of the signal. This same 
result was predicted by the previous circuit analysis. 
57 
V. CONCLUSION 
Before the present computer design can be consider-
ed safe with the umbilical disconnected, the distortion 
of the pulses caused by the· 10 foot unterminated cable 
must not interfere with computer operation. In the 
circuit analysis section it was given that a delay of 
at least 275 nanoseconds of the trailing edge of the 
pulses would cause a computer malfunction. The delay 
introduced by the 10 foot unterminated cable was cal-
cUlated to be 28 nanoseconds. It is apparent that the 
28 nanosecond delay induced by the 10 foot unterminated 
cable will not affect the computer operation. The delay 
of the trailing edge of the pulses induced by the 100 
foot unterminated cable as a load.was 280 nanoseconds. 
Since 280 nanoseconds is greater than the 275 nanoseconds 
considered to be the maximum delay that would not affect 
computer operation, it is apparent that the 100 foot 
unterminated coaxial cable ~s a load will cause a 
computer malfunction. 
The above conclusion verifying the safety of the 
flight configuration was based on the analysis in the 
preceeding sections. Figure 24 is a tabulation of cal-
culated data and test data. A comparison of calculated 
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data versus test data ~acilitates the acceptance of the 
analysis as being a correct representation of the circuit. 
The calculated data is ~rom pages 12, 13, and 42, and the 
measured data is from the Appendix. 
Calculated 
Maximum Safe Shunt 
Capacitance 
0.002 micro~arads 
Trailing Edge Delay 
For 10 Foot Cable 
As Load 
28 nanoseconds 
Trailing Edge Delay 










Trailing Edge Delay 
For 10 Foot Cable 
As Load 
Less than 50 nano-
seconds 
·Trailing Edge Delay 
For 100 Foot Cable 
As Load 
300 nanoseconds 
Figure 24. Comparison Of Analysis Results With 
Test Results. 
Since test operations with the ground monitoring 
equipment disconnected is not required and since the 
flight configuration (umbilical disconnected) has no 
effect on computer operation, no hardware changes are 
required. A caution note precluding computer operation 
without the ground monitoring equipment connected should 







Capacitance Threshold Values 
Waveforms Of Computer Signals 
Waveforms Using Breadboard 
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I. c·APACITANC~ THRESHOLD VALUJ!;S 
!he following table gives the values of capacitance, 
found by test using a capacitance decade box as a load, 
that could generate a computer malfunction. These 
values can be considered as the measured threshold 
capacitance for each circuit. The calculated threshold 













II. WAVEFORMS OF COMPUTER SIGNALS 
The ~allowing pictures show the e~fect of the 
unterminated cable, the threshold capacitor and the 
terminated cable on the signals out of the computer. 
The pictures were all taken using the WOX clock 
signal. The caption to the left o~ each gives the 
vertical and horizontal scale and explains both the 
load configuration on the circuit and the point in 
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III. WAVEFORMS USING BREADBOARD CIRCUIT 
The following pictures show the internal operation 
of the circuit. A breadboard model of the circuit was 
built in the laboratory to monitor the oupu~ of ~ransistor 
01 in relationship to the output of the compu~er. 
Circuit Load: 
70 ohm resistor 
·;::1or e Takon: 
Top I nput 
Bottom Output 
Ve.rtica l Sca.le: 
Top 5 vjcm 




70 ohm resistor 
in parallel with 











0. 0033 u:f 
capacitor 




Top 5 v/cm 
Bottom 50 ma/ em 
Horizontal Scale : ' 





Top Out put 
Bottom Out1mt 
Vertical Scale : 
Top 5 vjcm 
Bottom 50 ma/cm 






0. 0033 uf 
cayacitor 
\'.'here Taken: 
Top I nput 
Bottom Output 
Vertical Scal e : 
Top 5 v/cm 




0 . 0033 u.f 
capacitor 
Where Taken: 
Top Q1 Bottom Q 
Vert ical S~ale: 
Top 5 v/cm 
Bottom 20 ma/ em 
Horizontal Scale : 





70 ohm resistor 
1n parallel w1 th 





Top 5 v/cm 
Bottom 20 ma/cm 
Horizontal Scale: 








Top 5 v/cm 
Bottom 20 ma/om 
Horizontal Scale : 
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